examples are given for the first time, the main idea of Example 1 was already noticed by P. Acco and O. Feely [1] , [9] . P. Acco and O. Feely considered only near-locked state, therefore they didn't notice problems with out-oflock behavior. Example 2 and Example 3 demonstrate problems with out-of-lock behavior, which was not discovered before.
Note that while derivation of non-linear mathematical models for high-order CP-PLL requires numerical solution of non-linear algebraic equations or allows to find only approximate solutions (see, e.g. [6] , [8] , [13] , [14] , [16] , [19] , [33] , [36] ), non-linear mathematical models for the second order CP-PLL can be found in closed-form. Further, we consider only the second order CP-PLL. Noise performance and simulation of PLL is discussed in [3] , [26] , [28] , [29] , [32] . II. A model of charge pump phase-locked loop with phase-frequency detector in the signal space Consider charge pump phase-locked loop with phasefrequency detector [10] , [12] Without loss of generality we suppose that trailing edges of VCO and reference signals occur when corresponding phase reaches an integer number. The frequency ω ref of reference signal (reference frequency) is usually assumed to be constant:
where To construct a mathematical model, we wait for first trailing edge of reference signal and define the corresponding time instance as t = 0. Suppose that before t = 0 the PFD had a certain constant state i(0−). A trailing edge of the reference signal forces PFD to switch to higher state, unless it is already in state +I p . A trailing edge of the VCO signal forces PFD to switch to lower state, unless it is already in state −I p . If both trailing edges happen at the same time then PFD switches to zero.
Thus, i(0) is determined by the values i(0−), θ vco (0), and θ ref (0). Similarly, i(t) is determined by i(t−), θ vco (t), and θ ref (t). Thus, i(t)
is piecewise constant and rightcontinuous 1 .
1 approaching any number from the right yields the same value of i (t) The relationship between the input current i(t) and the output voltage v F (t) for a proportionally integrating (perfect PI) filter based on resistor and capacitor
is as follows
where R > 0 is a resistance, C > 0 is a capacitance, and The control signal v F (t) adjusts the VCO frequency:
where ω free vco is the VCO free-running (quiescent) frequency (i.e. for v F (t) ≡ 0), K vco is the VCO gain (sensivity), and θ vco (t) is the VCO phase. Further we assume that 2 θ vco (t) = ω vco (t) > 0.
If the frequency of VCO ω vco (t) is much higher than the frequency of reference signal ω ref , then trailing edges of VCO forces PFD to be in the lower state −I p most of the time. In this case the output of loop filter v F (t) is negative. Negative filter output, in turn, decrease the VCO frequency to match the reference frequency. Similarly, if the VCO frequency is much lower than the reference frequency, the filter output becomes mostly positive, increasing the VCO frequency. If the VCO and reference frequencies are close to each other, then the transient process may be more complicated. In this case the CP-PLL either tends to a locked state or to an unwanted oscillation.
From (1), (2) , and (3), for given i(0−) and ω ref we obtain a continuous time nonlinear mathematical model of CP-PLL described by differential equationṡ
with discontinuous piecewise constant nonlinearity
and initial conditions v c (0), θ vco (0) .
III. Derivation of discrete time CP-PLL model
Here we derive discrete time model of the CP-PLL in the following form Let
) is a non zero constant (±1). Denote by τ k the PFD pulse width (length of time interval, where PFD output is nonzero constant), multiplied by the sign of PFD output (see Fig. 5 ): If the VCO trailing edge hits before the Ref trailing edge, then τ k < 0 and in the opposite case we have τ k > 0. Thus, τ k shows how one signal lags behind another.
From (2) it follows that the zero output of PFD i(t) ≡ 0 on the interval (t middle k , t k+1 ) implies a constant filter output. Denote this constant by v k :
3 Remark that the PFD output i(t) always returns to zero from non-zero state at certain time. If i(t 0 ) = −1, then the first Ref trailing edge returns the PFD output to zero. If i(t 0 ) = 1, then the VCO frequency is increasing until the first VCO trailing edge returns the PFD output to zero. Finally, from (2) we get
Combining (3) and (8) we obtain
where the sign − or + in the last equation corresponds to sign (i(t)).
By (8) and (6) the value of v k+1 can be expressed via τ k+1 and v k :
To find τ k+1 one needs to consider four possible cases of PFD transitions (see Fig. 6 ): First, rewrite requirement τ k+1 ≥ 0 in terms of τ k and v k . Since ω vco (t) > 0, condition τ k+1 > 0 takes the form
By (9) we get
Thus, condition τ k+1 ≥ 0 can be expressed via v k and τ k in the following way 4 :
Now find τ k+1 . VCO trailing edges appeared twice on time interval [t k , t k+2 ): at t = t middle k and at t = t middle k+1 . Thus, we get
By (3) it is equivalent to
By definition of τ k (6) we get (see Fig. 28a )
Substituting (16) and (9) into (15) and calculating the integral (i.e. shaded area in Fig. 28a ) we get the following relation for τ k+1 :
Equation (VIII) is quadratic with discriminant
where
(19) Relation (13) is equivalent to c ≤ 0, which means that the discriminant is non-negative. Therefore, equation (VIII) has exactly one positive solution:
Case 2: τ k ≥ 0 and τ k+1 < 0 (Fig. 29) . The first VCO edge appears at t = t middle k , and the second VCO edge appears at t = t k+1 . Similarly to the previous case, we can derive a relation for τ k+1 by integrating VCO frequency ω vco (t) over its period [t middle
Case 3: τ k < 0 and τ k+1 ≤ 0 (see Fig. 30 ). First, we determine the sign of τ k+1 . To do that we need to find out which of the signals (VCO or reference) reaches its period first after t middle (9) for the time interval l b we get (see Fig. 30 )
Here S l a (green area in Fig. 30 ) is computed as a fractional part of the subgraph area corresponding to l k = −τ k :
Finally, we get
Case 4: τ k < 0 and τ k+1 > 0 (see Fig. 31 ). Similar to Case 3 condition τ k+1 > 0 is equivalent to
can be computed in the following way
.
Now we can compute the VCO phase corresponding to its full period: (26) there is only one positive solution τ k+1 of quadratic equation
IV. Corrected full discrete model of CP-PLL Combining equations for all four cases we obtain a discrete time nonlinear mathematical model of CP-PLL
with initial conditions v 0 and τ 0 . Function τ k+1 (τ k , v k ) is defined by the following equation
Here the initial conditions are the following: v 0 is the initial output of the filter, τ 0 is determined by θ vco (0) and i(0).
If at some point VCO becomes overloaded (frequency approaches zero) one should stop simulation or use another set of equations, based on ideas similar to (34) and (35) in [34] , see section VIII.
A. Locked states, hold-in range, and pull-in range
After the synchronization is achieved, i.e. transient process is over, the loop is said to be in a locked state. For practical purposes, only asymptotically stable locked states, in which the loop returns after small perturbations of its state, are of interest. CP-PLL is in a locked state if trailing edges of the VCO signal happens near the trailing edges of the reference signal:
where τ lock is sufficiently small, and the loop returns in this state after small perturbations of (v k , τ k ).
In a locked state the output of PFD i(t) can be nonzero only on short time intervals (shorter than τ lock ).
An allowed residual phase difference τ lock should be in agreement with engineering requirements for a particular application. The ideal case is τ lock = 0.
There is a hypothesis, which has not yet been proven rigorously, that the hold-in and pull-in ranges 5 coincide and both are infinite if the model has a locked state (see, e.g. [2] , [7] , [18] ).
B. Pull-in time
One of the important characteristics of CP-PLL is how fast it acquires a locked state during the pull-in process. Suppose that the CP-PLL is in a locked state with input frequency ω ref1 . Then the reference frequency changes to new frequency ω ref2 from fixed range
. Since CP-PLL lost it's locked state, the feedback loop of CP-PLL tunes the VCO to the new input frequency to acquire new locked state. Transient process takes time T ref1→ref2 , and maximum of such possible time intervals is called a pull-in time T pull-in . The pull-in time can be measured in seconds or the number of cycles of the input frequency.
Suppose that one needs to design CP-PLL for frequency range from 10M Hz to 25M Hz with pull-in time less than 10000 cycles. System (54) allows to estimate 6 accurately maximum pull-in time for considered range. An estimate of pull-in time is presented in Fig. 11 . As we can see, to decrees the pull-in time we can either increase K vco I p or decrease filter capacitance C. If
is less than 2 · 10 10 , then pull-in time is greater than 10000 cycles. Similar analysis can be done for any frequency ranges.
V. Comparison with original model by M. van Paemel
In this section using original notation [34] we demostrate why existing model has problems and how proposed model fixes them.
A. Example 1
Consider the following set of parameters and initial state:
5 The largest symmetric interval (continuous range, without holes) of frequencies around free-running frequency of the VCO is called a hold-in range if the loop has a locked state. If, in addition, the loop acquires a locked state for any initial state of the loop and any reference frequency from the interval then the interval is called a pull-in range [4] , [20] , [21] , [23] . 6 To estimate pull-in time we loop throught values α = 0, 2, ..., 10 and β = 100, 10 10 , 2 · 10 10 , ..., 2.5 · 10 7 (see Appendix) and estimate corresponding pull-in time in the following way: loop through ωvco and ω ref in 10 7 , 10 7 + 2 · 10 6 , 10 7 + 4 * 10 6 , ..., 2.5 · 10 7 , τ αβ in −0.99, −0.97, ..., 0.99 and estimate maximum pull-in time if it happens in less than 10000 cycles. 
Calculation of normalized parameters (equations (27) - (28) and (44)-(45) in [34] )
shows that parameters (34) correspond to allowed area in 
Now we use the flowchart in Fig. 13 (Fig. 10 in [34] ) to compute τ (1) and v(1): since τ (0) > 0 and τ (0) < T , we proceed to case 1) and corresponding relation for τ (k + 1) (equation (7) in [34] ):
However, the expression under the square root in (37) is negative:
(38) Therefore the algorithm is terminated with error.
From (34) for our model we have:
B. Example 2
Consider the same parameters as in Example 1, but τ (0) = −0.098:
In this case (35), (36) (9) in [34] ):
This fact indicates cycle-slipping (out of lock). According to the flowchart in Fig. 13 (see Fig. 10 in [34] ), we should proceed to case 6) and recalculate τ (1). First step of case 6) is to calculate t 1 , t 2 , t 3 , ... (equations (16) and (17) in [34] ):
Since k = 0, then
However, v(−1) doesn't make sense and algorithm terminates with error. Even if we suppose that it is a typo and v 0 = v(0), then relation under the square root become negative: In both cases the algorithm is terminated with error. Note, that modification of case 2) corresponding to VCO overload (equation (35) 
C. Example 3
Consider parameters: 
Similar to (35) and (36) K N = 0.05, τ 2N = 0.032,
parameters (46) correspond to allowed area in Fig. 14 (equations (46)- (47), Fig. 18 and Fig. 22 in [34] ).
Now we compute τ (1) and v(1) following the flowchart in Fig. 13 : since τ (0) < 0 one proceeds to case 2) and corresponding equation for computing τ (k + 1) (equation (9) in [34] ):
The last inequality indicates cycle-slipping (out of lock). According to the flowchart in Fig. 13 (see Fig. 10 in [34] ), one proceeds to case 6) and recalculates τ (1). First step of case 6) is to calculate t 1 , t 2 , t 3 , ... using (42) (see equations (16) and (17) However, t 3 can not be computed, because the relation under the square root in (42) is negative:
Corrected model gives
VI. Mathematical simplification of the discrete model of CP-PLL Follow the ideas from [1] , [7] , the number of parameters in (31) can be reduced to just two (α and β)
Then ω
with initial conditions τ αβ (0) and ω αβ (0). Function τ
is defined by the following equation
This change of variables allows to reduce parameter space and simplify design of PFD PLLs.
Moreover, checking requirement (33) for all k is impossible in practice during simulation. Instead one can check that values of ω αβ and τ αβ are small, which indicate that frequencies of VCO and input signal are close and trailing edges happen almost at the same time. It means that the loop is in a locked state.
A. Locked states and periodic solutions
By (53), there is only one stationary point
which is a locked state if it is locally stable. Period-2 points
(57) also can be found by (53):
(58) From (58) period-2 points correspond to the alternating between Case 2 and Case 4. In general, period-P points satisfy equation
By (55) it is possible to obtain exact relations for all periodic solutions. 
VIII. Algorithm for VCO overload
At step k VCO overload can be detected by checking the following conditions:
Following subsections describe how to deal with VCO overload.
• Case O1. Note, that values τ k and v k can be correctly computed by (31) .
In order to compute τ k+1 taking into account VCO overload, one can compute phase of VCO before it's frequency hit zero. The VCO phase at that moment corresponds to the area S l a of the green triangle (see Fig. 17 ). In order to find the triangle area one can find l x -time interval corresponding to zero VCO frequency:
Since the triangle in question (S la ) is part of the larger tringle S, we get
Condition τ k+1 < 0 means that VCO edge triggered change of PFD state from 0 to −I p . Since phase change between two consequetive falling edges of VCO is 1, we get
where l b is time during which PFD was in zero state. If
If l b ≥ T ref then we should proceed to the next case (O2).
Value of S la is computed by (64). Now we can compute τ k+1 (see Fig. 18 ) similarly to case 4, (29) Consider timing diagram on Fig. 19 . One can split interval τ k+1 into subintervals l b0 , l b+ such that PFD output is zero on l b0 and positive on l b+ :
Since phase difference between two consequetive falling edges of VCO is 1, we get
where S la and S lb are areas of corresponding triangles (phase difference of VCO for corresponding time intervals). 
Consider timing diagram on Fig. 20 . Since phase difference between two consequetive falling edges of VCO is 1, we get
where S la can be computed using (64), and S τ k+1 is phase of VCO corresponding to time interval τ k+1 . Then
(71) Finally, Consider timing diagram on Fig. 21 . Since phase difference between two consequetive falling edges of VCO is 1, we get
Therefore
Consider timing diagram on Fig. 22 . Here τ k+1 can be computed using case 1 (without overload, see 
Consider timing diagram on Fig. 23 . Here τ k+1 can be computed using (21) 
Conclusion
In this paper a non-linear mathematical model of CP-PLL is rigorously derived. The obtained model obviates the shortcomings in previously known mathematical models of CP-PLL. The VCO overload case initially noted in [34] is extended to take into account new cases. Analysis of local stability with respect to coordinate τ k (partial stability, see condition (33)) gives us the estimation of the hold-in range. There is a hypothesis, which has not yet been proven rigorously, that the hold-in and pull-in ranges are coincide. For some parameters we estimate the pull-in time. There were many attempts to generalize equations derived in [34] for higher-order loops (see, e.g. [5] , [14] , [15] , [27] , [30] , [33] ), but the resulting transcendental equations can not be solved analytically without using approximations. 
